{"id":309,"date":"2014-07-24T11:30:09","date_gmt":"2014-07-24T09:30:09","guid":{"rendered":"https:\/\/webs.uab.cat\/cephis\/biblio\/diseno-del-modulo-ifft-para-un-dispositivo-logico-programable-fpga-segun-el-estandard\/"},"modified":"2014-07-24T11:30:09","modified_gmt":"2014-07-24T09:30:09","slug":"diseno-del-modulo-ifft-para-un-dispositivo-logico-programable-fpga-segun-el-estandard","status":"publish","type":"biblio","link":"https:\/\/webs.uab.cat\/cephis\/biblio\/diseno-del-modulo-ifft-para-un-dispositivo-logico-programable-fpga-segun-el-estandard\/","title":{"rendered":"Dise\u00f1o del m\u00f2dulo IFFT para un dispositivo l\u00f2gico programable (FPGA) seg\u00fan el est\u00e0ndard Hiperlan\/2"},"content":{"rendered":"","protected":false},"excerpt":{"rendered":"","protected":false},"author":20,"featured_media":0,"template":"","class_list":["post-309","biblio","type-biblio","status-publish","hentry"],"_links":{"self":[{"href":"https:\/\/webs.uab.cat\/cephis\/wp-json\/wp\/v2\/biblio\/309","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/webs.uab.cat\/cephis\/wp-json\/wp\/v2\/biblio"}],"about":[{"href":"https:\/\/webs.uab.cat\/cephis\/wp-json\/wp\/v2\/types\/biblio"}],"author":[{"embeddable":true,"href":"https:\/\/webs.uab.cat\/cephis\/wp-json\/wp\/v2\/users\/20"}],"wp:attachment":[{"href":"https:\/\/webs.uab.cat\/cephis\/wp-json\/wp\/v2\/media?parent=309"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}