{"id":490,"date":"2013-05-07T10:46:13","date_gmt":"2013-05-07T08:46:13","guid":{"rendered":"https:\/\/webs.uab.cat\/hpca4se\/biblio\/adaptive-l2-cache-chip-multiprocessors\/"},"modified":"2013-05-07T10:46:13","modified_gmt":"2013-05-07T08:46:13","slug":"adaptive-l2-cache-chip-multiprocessors","status":"publish","type":"biblio","link":"https:\/\/webs.uab.cat\/hpca4se\/biblio\/adaptive-l2-cache-chip-multiprocessors\/","title":{"rendered":"Adaptive L2 Cache for Chip Multiprocessors"},"content":{"rendered":"","protected":false},"excerpt":{"rendered":"","protected":false},"author":20,"featured_media":0,"template":"","class_list":["post-490","biblio","type-biblio","status-publish","hentry"],"_links":{"self":[{"href":"https:\/\/webs.uab.cat\/hpca4se\/wp-json\/wp\/v2\/biblio\/490","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/webs.uab.cat\/hpca4se\/wp-json\/wp\/v2\/biblio"}],"about":[{"href":"https:\/\/webs.uab.cat\/hpca4se\/wp-json\/wp\/v2\/types\/biblio"}],"author":[{"embeddable":true,"href":"https:\/\/webs.uab.cat\/hpca4se\/wp-json\/wp\/v2\/users\/20"}],"wp:attachment":[{"href":"https:\/\/webs.uab.cat\/hpca4se\/wp-json\/wp\/v2\/media?parent=490"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}