← IMPROVING MEMORY HIERARCHY PERFORMANCE ON MAPREDUCE FRAMEWORKS FOR MULTI-CORE ARCHITECTURES → DYNAMIC TUNING FOR LARGE-SCALE PARALLEL APPLICATIONS